Abstract-Synthesizable all-digital ADCs that can be designed, verified and taped out using a digital design flow are of interest due to a consequent reduction in design cost and an improved technology portability. As a step towards high performance synthesizable ADCs built using generic and low accuracy components, an ADC designed exclusively with standard digital cell library components is presented. The proposed design is a time-mode circuit employing a VCO based multi-bit quantizer. The ADC has first order noise-shaping due to inherent error feedback of the oscillator and sinc anti-aliasing filtering due to continuous-time sampling. The proposed architecture employs a Gray-counter based quantizer design, which mitigates the problem of partial sampling of digital data in multi-bit VCO-based quantizers. 
I. INTRODUCTION

I
NTEGRATION of analog, digital, and mixed-signal circuits in the same die, using fine-feature CMOS processes, results in cost effective solutions exploiting the benefits of technology scaling. This necessitates high performance data converters that are portable to deep submicrometer digital CMOS technologies. However, high accuracy analog circuits used in conventional data converter architectures are difficult to design in modern processes due to reduced voltage headroom and intrinsic gain, high levels of noise coupling, and a variety of similar reasons [1] - [3] . On the other hand, digital circuits benefit from technology scaling and become smaller, faster and more power efficient, and facilitate improved time resolution. Hence, a promising alternative approach to build data converters in modern CMOS processes is to use time parameters like delay, frequency, phase, etc., for signal representation instead of using voltage or current. The resulting signal processing is referred to as time-mode or time-domain signal processing [4] , [5] . Furthermore, time-mode signal processing systems can easily be implemented using digital circuits enabling synthesis and place- and-route using a digital design flow, leading to reduction in design cost and time-to-market compared to a typical full-custom mixed-signal design flow. In addition, such a circuit is expected to improve its performance as the technology scales down, while becoming more area and power efficient. Further, design automation makes cross-technology porting easy, inexpensive and fast. Hence, it is beneficial to consider all-digital time-mode data converter architectures to achieve low cost, low power and high performance in deep submicrometer CMOS technologies. In a time-mode analog-to-digital converter (ADC), the input signal is converted into a time-represented signal by converting the signal level to a suitable parameter like delay, frequency or phase, that varies with time. The resulting signal is sampled and quantized to generate the corresponding digital codes. For example, a VCO-based ADC utilizes a voltage controlled oscillator (VCO) to achieve voltage-frequency conversion of the input signal. The frequency of the VCO, measured during the sampling intervals defined by a clock signal, provides a representation of the input signal level. Fig. 1 shows a basic VCO-based ADC. The counter counts the rising edges occurring at the output of an ideal (linear) square wave VCO. The counter output is sampled and the first order difference of the resulting sequence constitutes the ADC output. Two's complement arithmetic in the counter and the subtractor permits a wrap around operation, provided the counter does not progress more than a cycle within a sampling interval. Besides being scaling friendly and synthesizable, the circuit has several attractive properties like first order noise-shaping and inherent anti-aliasing filtering.
Low-power, high-performance ADCs with signal bandwidths up to 20 MHz are of interest in wireless communications and similar applications. Several VCO-based ADCs have been reported recently targeting this specification. A VCO-based ADC was demonstrated as early as in 1997 [6] using 1.2 CMOS, even though the relative benefits of the technique compared to conventional architectures are not prominent at this technology node. Other notable early contributions include [7] and [8] . A VCO-based quantizer is used as a part of conventional deltasigma ADC in [9] - [11] achieving high resolution. The possibility of using phase as the output of a VCO-based quantizer instead of frequency is explored in [9] . An analog delta-sigma pre-modulator is used in front of the ADC in [12] to mitigate the problem of VCO non-linearity. Attempts to surpass the time resolution limited by the gate delay are made in [13] and in [14] using active and passive phase interpolations respectively. The design in [15] is mostly digital, while using custom circuits in the ring oscillator delay cells for improved VCO performance.
In this work, we propose an all-digital ADC built using components of a standard digital cell library provided by the process vendor, enabling design automation and subsequent cost reduction. Though a VCO-based ADC is used in this work to illustrate the possibility of synthesizing ADCs, the idea can be extended to a variety of possible all-digital architectures. The exclusive use of standard cell library components is a step towards synthesizable high performance ADCs built using generic low accuracy components. Automatic place-and-route is not addressed in this work and the circuit is manually placed and routed. Further, a quantizer architecture employing Gray-counters for phase accumulation is proposed, which mitigates the problem of partial data sampling in multi-bit VCO-based quantizers. The design employs a digital linearization block that uses polynomial-fit non-linearity estimation, which suppresses the non-linearity effectively. Furthermore, supply voltage scaling is employed to reduce power consumption, exploiting yet another advantage of an all-digital design. The proposed ADC, occupying 0.026 mm when fabricated in a 65 nm digital CMOS process, achieves an FoM of 235 fJ/step consuming 3.3 mW of power while providing an ENOB of 8.1 bits over a 25.6 MHz signal bandwidth. The remaining part of this paper is organized as follows. Section II presents an overview of working principles, properties and design trade-offs of VCO-based ADCs. Section III details the proposed design. Section IV presents the simulation results. Section V discusses the measurement results and compares the proposed ADC with recent designs. Section VI concludes the discussion.
II. VCO-BASED ADC OVERVIEW
VCO-based ADCs use inherent phase quantization of the VCO to quantize the input signal. While using an stage multi-phase ring oscillator as the VCO, one VCO cycle results in transitions at the output including rising and falling edges, resulting in a phase quantization step size of radians. One possible way to implement a VCO-based ADC involves continuous-time accumulation of the quantized VCO phase followed by a discrete-time differentiation using a sampling clock, as shown in the example of Fig. 1 , yielding samples that are proportional to the average frequency of the VCO. Such an ADC can be modeled as shown in Fig. 2 . The quantized phase output of the ring oscillator, , is modeled using a quantizer operating on the continuous phase, , of the oscillator.
is then sampled at a rate yielding , where is an integer. Discrete-time first order differentiation on yields the output . Fig. 3 illustrates the progression of and of the VCO.
A. ADC Transfer Function and Inherent Noise-Shaping
Assuming an ideal VCO with instantaneous frequency and instantaneous phase , the phase quantization error at the end of the sampling interval is . The output of the ADC can be expressed as (1) where is the discrete-time backward difference operation defined as . Taking the Laplace transform, (1) becomes (2) where , and . Further, the noise transfer function (NTF) and the signal transfer function (STF) can be obtained as (3) (4) indicating first order shaping of the phase quantization error [16] . Noise shaping results from the memory of the VCO, which stores the phase quantization error of a sampling interval and subtracts it from the next.
B. Continuous-Time Sampling and Inherent Filter
The model performs a post-quantization continuous-time sampling involving signal integration within sampling intervals as hinted by (4) implying a low pass filtering of the input, which relaxes the anti-alias filter design for the ADC. As shown in [17] , substituting for and setting the input signal to a sinusoid where , (1) can be reduced to (5) where represents the DC component at the output, and (6) represents the ADC gain component where , term represents the signal component, and represents the first order shaped quantization noise. Equation (6) indicates sinc filtering with zeros at integral multiples of .
C. Quantizer Resolution
Setting VCO frequency in Hz as where is the delay of an inverter in the ring VCO, the quantizer resolution when using an ideal (linear) VCO can be formulated [15] as (7) where and are the maximum and minimum values of . The formulation gives the Nyquist mode resolution, which is set by the delay variation together with the sampling frequency and is independent of . When the ADC is operated in oversampled mode followed by decimation filtering, the resolution improves further from exploiting noise-shaping.
D. Single-Bit vs. Multi-Bit Architectures
If
, where , a flip-flop suffices at each phase tap to capture the phase progression within a sampling interval. The resulting topology is referred to as a single-bit quantizer, even though the terminology is not welldefined when using a multi-phase oscillator since a single-bit output from multiple taps yields a multi-bit output from the quantizer. When , the phase taps encounter multiple transitions within a sampling interval requiring multi-bit counters at the VCO phase taps to accumulate phase progression, resulting in a multi-bit quantizer. A hardware efficient version of a multi-bit quantizer where a counter counts the integer cycles at one phase tap and a register captures the sub-cycle state of the VCO at the end of each sampling interval, is referred to as a coarse-fine quantizer [14] - [16] . Single-bit quantization typically provides low resolution samples at high rate whereas multi-bit quantization results in high resolution samples at low rate. A single-bit quantizer requires high sampling rates (for practical values of ) whereas multi-bit quantizer relaxes the lower bound on the sampling frequency. However, a single-bit architecture is preferred in the presence of partial sampling errors (discussed in Section III-D) since it limits sampling generated errors to one LSB unlike a multi-bit quantizer where large spurious errors are possible due to partial sampling of the counter outputs. In this work, we address the problem using a multi-bit quantizer architecture employing Gray-counters, which mitigates partial sampling and limits the sampling generated errors to one LSB.
E. Clock Jitter
While the impact of absolute jitter on ADC performance is similar to that on conventional discrete-time sampling ADCs, period jitter results in a variation of the phase accumulation interval, which translates to an error in the quantization process. A detailed treatment of the resulting noise energy, its relationship with the VCO frequency, and its impact on the dynamic performance metrics can be found in [17] . For a given amount of clock jitter, higher VCO frequencies result in larger errors, leading to a signal level dependent sensitivity to jitter. It is beneficial to limit the upper bound on VCO frequency if a jitter estimate is known, such that jitter induced errors shall not dominate the noise sources in the ADC.
F. VCO Non-Idealities
Some of the VCO non-idealities and their impact on the ADC performance are briefly stated below.
1) Non-Linearity: The distortion terms resulting from VCO non-linearity are filtered by the sinc filter before getting folded by sampling.
2) VCO Phase Noise: The VCO phase noise observed at the phase taps of the ring VCO can be modeled as noise added to the oscillator phase signal, similar to the phase quantization error. Hence, like the quantization error, VCO phase noise is also first order shaped by the ADC.
3) Mismatch Among the Delay Cells: Mismatch among the delay stages in the ring VCO results in a deterministic error that can be modeled as an error added to the phase signal.
III. PROPOSED DESIGN
The proposed design is a first-order noise-shaping ADC built around a VCO-based multi-bit quantizer that realizes the model discussed above. Multi-bit quantization is chosen to relax the constraints on sampling frequency so that the ADC can support a wide range of specifications. Fig. 4 illustrates the proposed architecture. The components used are from a standard digital cell library, enabling synthesis of the ADC from an HDL code.
The analog input is applied to a supply-controlled multi-phase ring oscillator, which generates a quantized phase signal at the output. A level conversion circuit is used to restore the swing of the VCO output to the supply rails. The level converted VCO phase tap signals are connected to a counter array, which performs phase accumulation. Gray-counters are used for this purpose, which mitigates the problem of partial sampling of digital signals as discussed in Section III-D. The counter output is sampled and a backward difference operation (denoted by in Fig. 4) is performed on the resulting sequence at each phase tap. Counts from the phase taps are added to generate the ADC output. A digital linearization block suppresses the non-linearity. The following subsections elaborate the design of the individual blocks.
A. VCO
A supply-controlled single-ended ring oscillator built using static CMOS inverters is used as the VCO. Supply control, besides enabling synthesis of the ring oscillator, results in increased sensitivity and maximal tuning range leading to an increased quantizer resolution according to (7) . A supply-controlled VCO, however, results in a non-linear voltage-frequency conversion approximated by the empirical gate delay relation (8) where is the supply voltage, the transistor threshold voltage, and a process parameter indicating the extent of velocity saturation in the transistor channels [18] . The proposed digital linearization block is found to suppress the resulting non-linearity effectively as discussed in Section IV-A and Section V-C.
B. Level Conversion
The undesired amplitude modulation of the supply controlled VCO output necessitates a level conversion in order to restore the output swing to the supply rails. A simple circuit used for the purpose consists of two cascaded inverter stages. The supply voltage of the first inverter stage is used as an adjustable input, making its switching threshold tunable in order to fine-tune the level converter and minimize timing errors introduced during level conversion.
C. Phase Accumulation
The progression of the VCO phase can be accumulated in multiple ways. Single-bit quantization minimizes sampling generated errors, but limits the lower bound on sampling frequency. A coarse-fine quantizer is hardware efficient, however, a delay mismatch between integer and fractional signal paths can result in partial sampling of the quantizer output resulting in large spurious errors. Hence, this work uses a multi-bit quantizer consisting of an array of parallel counters connected to the phase taps of the VCO to achieve phase accumulation as shown in Fig. 4 . The implementation of the counter and the sampling register, as well as the differentiator, is shown in Fig. 5 . The counter connected to each phase tap consists of an -bit rising-edge triggered counter and an -bit falling-edge triggered counter enabling the counting of both types of edges, doubling the number of quantization levels compared to a single edge counting implementation.
D. Mitigation of Spurious Errors Due to Partial Sampling
The output of each counter is sampled by a sampling register. Post-quantization sampling performed in the digital domain results in partial sampling of the counter output when a register captures some of the transiting bits of a counter correctly and registers wrong values for the remaining bits. One solution to this problem is proposed in [17] , where the sampled counter outputs from adjacent phase taps are compared using a digital comparator to detect and correct a partial sampling. In this work, we propose an alternative solution in which the architecture inherently eliminates partial sampling of the counter output. A synchronous design is preferred in the counters used for phase accumulation due to their shorter settling time of (against a worst case for asynchronous counters), since larger settling time implies a higher probability of partial sampling.
is the clock-to-Q delay of the flipflops used. Further, a binary coded synchronous counter can update several or all of its output bits following an active edge at its clock input, making the counter output susceptible to partial sampling. Partial sampling can be eliminated by using Gray-coded synchronous counters since a Gray-counter updates only one of its output bits when clocked. Furthermore, since only one of the counters in the counter array is expected to be triggered at most, at any given instance, each VCO output transition appears as a single bit transition at the counter array output after a . Hence, the use of synchronous Gray-counters for phase accumulation eliminates partial sampling of counter outputs in multi-bit VCO-based quantizers. However, if a transition at the counter array output coincides with the sampling clock edge, the corresponding flip-flop may enter metastability. The resulting ADC error is limited to a single LSB, assuming that the metastability is resolved quickly without spreading into cascaded flip-flops.
Since the synchronous Gray-counters are clocked by the VCO phase taps, they need to be designed for high frequency operation. A fast Gray-counter designed for the purpose is shown in Fig. 6 . The critical path delay amounts roughly to a multiplexer delay added to the flip-flop delay. The outputs are taken directly from the flip-flops. This helps matching the propagation delays among the bits at the counter array output. Furthermore, along with a synchronous counter design, this also makes the counter array output robust against glitching occurring within the combinational network of the counter. In addition, a Gray-counter avoids multiple output bits toggling from a single excitation compared to binary counters, further minimizing the possibility of glitches arising from crosstalk between the output pins of the counter. Hence, the proposed design offers a robust solution suitable for synthesis and auto place-and-route.
E. Differentiation and Addition
The sampled output of each counter is subjected to Gray-binary conversion and passed through a differentiator circuit as shown in Fig. 5 . Two's complement arithmetic permits a wraparound operation of the differentiator over the binary converted counter output. Proper operation requires that the counters do not progress more than a cycle within a sampling interval, which reduces to the constraint (9) The differentiated output from all phases are added using a pipelined adder tree to generate the output .
F. Digital Correction
The primary function of the digital correction block in this work is to linearize the ADC response. VCO-based ADCs have memory effects due to continuous-time sampling and signal integration. The ideal linearization method for such a system is dynamic characterization and correction of the non-linearity. However, dynamic correction demands high hardware complexity and high hardware cost. Hence, this work adopts a static non-linearity characterization [14] , [17] using a slow ramp signal as shown in Fig. 7 . The VCO phase at the beginning of the sampling interval varies sample-to-sample, causing the output to toggle between adjacent codes even for a DC input. This results in a non-monotonic ramp response making it difficult to unambiguously detect the code transition points, which however, can easily be solved using a smoothing filter like a moving average filter. We propose an alternative scheme employing polynomial-fit that solves the above mentioned problem and, in addition, parameterizes the correction so that it can be adapted to known signal conditions and desired performance-cost trade-offs.
The proposed scheme is illustrated in Fig. 8 . A non-linearity model is derived from the ramp response by representing the non-linearity using a model polynomial of degree . An inverse of this model can be used to correct the ADC output as shown in Fig. 8 . The inverse model can be realized as another polynomial of degree . Alternatively, the inverse model can also be realized as a look-up table. Fig. 9 shows the two alternative implementation schemes for realizing the inverse model and the correction block. The degree of freedom provided by the parameter can optionally be utilized to adapt the correction to known signal conditions or to exercise required performance-cost trade-offs. As an example, the ADC is excited with a sinusoid and the parameter is swept to maximize the dynamic metric of interest, as shown in Fig. 8 . Once the parameter is determined, the accuracy of the inverse model can be varied using the parameter , or alternatively using the look-up table wordlength (in a look-up table implementation) in order to minimize hardware cost for the required performance. The number of words in the look-up table is exponentially related to the ADC output wordlength implying that a polynomial implementation is better suited for ADCs with large quantizer output wordlength. The look-up table wordlength is determined by the required correction accuracy. An estimate of the complexity of the non-linearity model as well as the inverse model, required for the proposed design, is provided in Section IV.
G. Calibration
The calibration procedure, which determines the model polynomial coefficients and the correction polynomial coefficients (or alternatively the look-up table content), can be realized efficiently in software in an application with computing resources on-chip or on-board. The calibration can be performed either at start-up or periodically depending on the variation of the VCO transfer curve (gain, offset and non-linear effects) as a function of operating conditions. Periodic calibration using the proposed scheme requires on-board ramp and sinusoid generators with sufficient accuracy. The tuning of the proposed level converter can also be integrated into the calibration procedure using similar circuits, using sinusoid excitation and DFT evaluation of the output, employing an iteration similar to that used in Fig. 8 .
H. Synthesis and Auto Place-and-Route
Automatic synthesis and place-and-route of mixed signal circuits using all-digital techniques are gaining increasing interest [19] - [21] . In this work, the circuit is manually placed and routed using components from a standard digital cell library. Some ideas regarding synthesis and auto place-and-route of the proposed design are discussed below. The post-sampling circuits of the design can be synthesized, placed and routed like any other synchronous digital system without causing any significant impact on the ADC performance. The pre-sampling circuits need to have uniform delays in parallel signal paths to minimize timing errors introduced into the phase signal. A hierarchical and structural HDL description can be useful in exercising control over the synthesis. Further, the auto place-and-route needs to be constrained in order to minimize the delay mismatch introduced among the parallel signal paths in pre-sampling circuits. The delay mismatch injected in the pre-sampling circuits due to place-and-route can be modeled similar to the mismatch among delay cells in the ring oscillator, since both the mismatches add up to constitute the deterministic error in the phase signal. Further, since the VCO and a part of the level converter need to be connected to separate power grids and supply pins than the rest of the circuit, these blocks can be synthesized, placed and routed separately as macro blocks and be integrated manually or using scripts.
IV. SIMULATION
A. ADC
The proposed design is implemented in a 65 nm digital CMOS process using the standard digital cell library com -TABLE I  SIMULATED PERFORMANCE OF THE PROPOSED ADC IN 65 nm CMOS (INPUT  FREQUENCY USED FOR SINGLE-TONE TEST IS 5 ponents. The design parameters are set to and in the implementation. The transistor level circuit is simulated using Spectre simulator at a sample rate of 250 MHz. The digital correction block is modeled and studied using MATLAB. The non-idealities like clock jitter, VCO phase noise and the effects of packaging and PCB parasitics (supply, ground bounces etc.) are not included in the model that is simulated, resulting in a performance difference between simulation and measurement. The results of a ramp test and a single tone test are summarized in Table I . Fig. 10 shows the integral non-linearity (INL) of the ADC before and after digital correction. Digital correction controls the INL from a range [ 17.3 11.4 ] to a range [ 1.4 1.5] (in LSBs). The output spectrum from a single tone test using an input frequency of 5 MHz, computed from 2048 samples, is shown in Fig. 11 . The spectrum of the uncorrected output shows strong harmonic distortion resulting from VCO non-linearity, which severely limits the dynamic range. Digital correction effectively suppresses the harmonic distortion and improves the SFDR to around 60 dB from 30 dB. Simulated performance for Nyquist mode operation as well as for oversampled operation with are given in Table I . Nyquist mode ENOB of 4.2 bits over a signal bandwidth of 125 MHz is improved to around 7.3 bits using digital correction. In oversampling mode with , ADC achieves an ENOB of 8.9 bits over a signal bandwidth of 31.25 MHz after digital correction. 
B. Correction
The proposed digital correction scheme is modeled and simulated using MATLAB. The function polyfit, which performs a least-squares fit, is used to derive the polynomials. The inverse model is derived from the non-linearity model by comparing the latter to its linear fit. The polynomial coefficients are stored using double precision.
The parameter is swept by running the iteration in Fig. 8 using a 5 MHz sinusoid excitation. The resulting variation in ENOB and SFDR are shown in Fig. 12 . After determining the optimal value of , the accuracy of the inverse model (correction circuit) is swept to minimize hardware cost, as shown in Fig. 13 . The top plot in Fig. 13 assumes a polynomial implementation of the inverse model. The plot shows the performance variation as a function of , the degree of the correction polynomial, which can be used to exercise the required trade-off between performance and cost. The performance is found to saturate beyond a value of six. The bottom plot assumes a look-up table implementation of the inverse model and shows the performance variation as a function of the look- up table wordlength . The most significant seven bits of the look-up table values are integer bits and the remaining are fractional bits. The horizontal axis of the figure shows the number of most significant bits that is used for correction. The performance is found to saturate for a precision beyond six bits and the fractional bits in the correction word do not improve performance.
In order to deduce a rough estimate of correction overhead, a sixth degree polynomial implementation of the inverse model is considered. Assuming a structure that uses Horner's rule, this requires six multiply-and-add operations. Simulation shows that the number of bits required to store a base 2 mantissa of the coefficients is twelve bits, beyond which the performance saturates. Considering an ADC wordlength of nine bits and a coefficient wordlength of twelve bits, a 12 9 multiply-and-add circuit is synthesized in 65 nm CMOS that consumes 0.1 mW of power from nominal supply when clocked at 250 MHz. Extrapolation of the results estimates the power consumption to be less than 1 mW and the area to be less than 0.005 mm for the correction circuit. A cost model for the look-up table implementation is available in [17] .
V. MEASUREMENT RESULTS
The proposed design is fabricated in a 65 nm digital CMOS process using components from the standard digital cell library provided by the process vendor for use with commercial digital design tools. Cells with sufficient drive strength are chosen based on the fanout and the estimated load. The circuit is placed and routed manually. The design occupies an area of 0.026 mm . Fig. 14 shows the die photograph and the inset highlights the ADC core and the internal blocks. The die is packaged in a JLCC package and mounted on a PCB for measurements. A sampling rate of 205 MHz is used during measurements, constrained mainly by the speed limitation of the chip IO. The tuning of the switching threshold in the level converter, despite introducing a significant range of phase deviation in relation to the phase quantum of the ADC according to simulations, is observed to have negligible effect on performance. This indicates that the timing error introduced by the level shifter is trivial in relation to other noise sources in the proposed design. 
A. VCO Tuning Range
The measured tuning curve of the supply controlled VCO is shown in Fig. 15 , where a useful range starts from around 400 MHz at 0.7 V up to 1.75 GHz at 1.3 V, centered around 1 V. The input range for the ADC is set as 0.7 V to 1.3 V. The linearity error normalized to the center frequency that maps to a control voltage of 1 V, in the linear fit (in the selected range), is also shown.
B. Power Saving by Supply Scaling
A fully digital implementation permits power saving by supply voltage scaling without much performance degradation, as long as the timing requirements are met. Except for the ring oscillator that works at the input signal voltage, all other parts of the ADC are found to work properly from a 0.6 V supply while sampling at 205 MHz. This reduces the power consumption from 12.6 mW (@ 1 V supply) to 3.3 mW, saving 74% of power while converting a full-scale sinusoid input, without suffering any significant reduction in performance. Approximately 75% of this power is dissipated in the counters clocked at VCO frequency and the remaining power in the succeeding digital block clocked at the sampling frequency.
C. Ramp Test and Single Tone Test
The measured INL before and after correction is shown in Fig. 16 . Digital correction improves the uncorrected INL from the range [ 19.2 12 .1] to [ 1.9 1.6] (in LSBs). The output spectrum from a single tone test with 7 MHz tone computed using samples is shown in Fig. 17 . The uncorrected output shows strong harmonic distortion with components up to the fifth harmonic dominating the noise-floor and limiting the dynamic range. Harmonic distortion is effectively suppressed by digital correction and the distortion terms except for the second harmonic are pushed below the noise-floor. Table II summarizes the results of the single tone test and lists the performance metrics for both Nyquist mode operation as well as for an oversampled operation with . For Nyquist mode, the uncorrected output results in an ENOB of 3.3 bits and an SFDR of around 23 dB over a signal bandwidth of 102.5 MHz, which is improved to an ENOB of 6.0 bits and an SFDR of 45.5 dB using digital correction. In oversampling mode with , an ENOB of 8.1 bits is achieved over a signal bandwidth of 25 MHz after correction.
D. DC Test to Detect Spurious Errors
VCO-based ADCs using post-quantization sampling in the digital domain can produce samples with large spurious error as a result of partial data sampling and metastability, if sufficient care is not exercised during design. Such instantaneous spurious error samples are not easily detected in the standard dynamic performance evaluation using DFT/histogram due to distribution/averaging of the error energy. Further, if the probability of occurrence of the error is less, the performance metrics like ENOB, SFDR etc. do not degrade significantly. However, such spurious errors are often undesired. In order to detect spurious error samples resulting mainly from partial data sampling, the ADC is tested using a DC input. The peak absolute error observed during a run with more than consecutive samples equals 2 LSBs, which demonstrates the effectiveness of the partial sampling mitigation technique employed in the architecture (Section III-D). Fig. 18 shows the histogram of the output from a single tone test. The peak of the histogram to the right, which corresponds to the upper peak of the sinusoid, is seen smudged more than the other peak. This is due to the signal level dependent jitter sensitivity discussed in Section II-E. The high voltage end of the input range corresponds to high VCO frequencies making the quantization more susceptible to jitter, compared to the low voltage end. Fig. 18 . Histogram of the ADC output from the single tone test containing about samples. Relatively greater smudging of the histogram peak to the right in comparison with the one to the left is due to signal-level dependent jitter sensitivity discussed in Section II-E. ADCs having similar signal bandwidths. Only measured results are considered. The figure-of-merit (FoM) used is (10) where is the average power consumption and is the input bandwidth considered. The proposed circuit achieves the lowest power consumption as well as the best FoM among single-ended open-loop VCO-based ADCs, while delivering a comparable performance over comparable signal bandwidth. As suggested in [14] and [22] , a pseudo-differential configuration can be constructed using two instances of the proposed single-ended ADC to yield better resolution and linearity at the cost of doubling the area and the power consumption. This should remove the second-order harmonic tone that remains after digital correction, visible in Fig. 17 , improving the linearity and SFDR further. In addition, the increase in dynamic range is expected to improve the ENOB as well.
E. Signal Dependent Sensitivity to Sampling Period Jitter
F. Performance Comparison
VI. CONCLUSION
An all-digital VCO-based ADC built using components of a process vendor supplied standard digital cell library is presented. The proposed design offers a scaling friendly solution to low-power high-performance analog-to-digital conversion by exploiting time-domain signal processing besides enabling design automation and consequent design cost reduction. The ADC has first-order noise-shaping property resulting from inherent error feedback provided by the oscillator memory and inherent anti-aliasing filtering due to continuous-time sampling. A quantizer architecture employing Gray-counters is proposed, which offers a solution to the problem of partial data sampling in multi-bit VCO-based quantizers. The design uses a digital correction block employing polynomial-fit non-linearity estimation to correct the ADC non-linearity. The ADC, fabricated in a 65 nm digital CMOS process, delivers a Nyquist mode ENOB of 6.0 bits over a signal bandwidth of 102.5 MHz and an oversampled ENOB of 8.1 bits over 25 MHz, while sampling at 205 MHz. The design achieves a low power consumption of 3.3 mW resulting in an FoM of 235 fJ/step, while occupying an area of 0.026 mm . Results indicate that all-digital ADC designs leveraging on time-domain signal processing can be used to achieve low-cost, low-power and high-performance in fine-feature CMOS technologies.
